pulses, the thin-film transistors show charge integration properties which emulate the facilitating and depressing behaviors of biological synapses. These results indicate that thin low-temperature defect-rich metal-oxide dielectrics may be candidates for low-voltage memory applications and neuromorphic circuits on unconventional substrates.
Introduction
For many years, ferroelectric thin-films have been of great interest due to their possible application in electronic non-volatile memory devices. [1, 2] However, a successful downscaling of the layer thickness to achieve low-voltage operations without compromising the electrical performance has still remained an unsolved challenge. [3, 4] In the urge for new materials, electrical polarization measurements have often been misinterpreted and false conclusions about ferroelectricity have been made. [5] In many cases, conventional polarization measurements lead to obscured results which are commonly caused by poor electrical insulating properties of nano-scale ferroelectrics. [6] [7] [8] Thus, the accurate determination of remanent polarization has been recently addressed by using specialized measurement protocols that can eliminate leakage components from the measurement and reveal the intrinsic remanent polarization. [9] Interestingly, even non-ferroelectric materials can exhibit seemingly ferroelectric-like polarization; e.g., from space-charge polarization effects. [10] Recently, significant polarization due to ion movement has been reported for chicken albumen, which then has been implemented in a thin-film transistor (TFT) yielding a biodegradable memory device. [11] This example illustrates that alternative polarization mechanisms can be exploited in emerging memory technologies.
Similarly, metal-semiconductor Schottky contacts with a large number of interface traps have been proposed as material systems capable of mimicking ferroelectric electrical properties. [12] Previous works on high-k dielectric metal-oxides (such as Al2O3, HfO2, ZrO2), which typically form Schottky contacts with metals, have reported on their intrinsic defect densities and their charge trapping behavior. [13] [14] [15] The migration of these defects has also been employed for resistive switching. [16] [17] [18] [19] The chemical composition in abovementioned as well as other metal-oxides (e.g. SrTiOx or TiOx) has been systematically altered to lead to oxygen deficiencies, which facilitate their application as resistive switching memories also known as memristors. [20] [21] [22] [23] All the above-mentioned metal-oxides have in common that they are especially prone to deep level defects such as oxygen vacancies, which are believed to play a major role in charge trapping effects as well as in resistive switching dynamics.
Memristors have not only been envisioned as an alternative technology for digital memory.
Due to their multi-state behavior, [18, 24] they also have been investigated as synaptic devices [25, 26] for neuromorphic systems realized as artificial brain-like circuits employing complementary metal oxide semiconductor (CMOS)-based neurons. [27, 28] These biologically inspired systems provide a large parallel processing capability that could dramatically improve the computational power compared to conventional processors with mainly sequential operations. [29] In this work, we investigate the defect charging mechanisms in amorphous defect-rich alumina (Al2O3). In contrast to resistive switching memories, we do not target the formation of a defect chain throughout the metal-oxide layer which would modulate its resistance.
Instead, we induce a capacitive charging effect manifesting itself as a ferroelectric-like behavior. Furthermore, we perform simulations based on quantum-mechanical tunneling and semi-classical hopping transport in an insulator thin-film with trap states. The simulation results reproduce the current-voltage characteristics of the thin film, confirming deep-level trap charges located within a ≤0.3 nm proximity to the anode. Finally, the defect charging and discharging is investigated in InGaZnO4 (IGZO [30] ) TFTs. The analog memory properties and synaptic behavior of the TFTs are evaluated demonstrating their applicability in neuromorphic circuits.
Results and Discussion

Metal-Insulator-Metal stacks with Al2O3 thin-films
The schematic layer stack of the metal-insulator-metal (MIM) structure is shown in Figure 1a . The bottom electrode and top electrode consist of Ti/Au/Ti and Cu, respectively.
The two metal electrodes are separated by a 5 nm thick Al2O3 layer deposited by atomic-layer deposition (ALD) at 150 °C. The stoichiometry of the ALD layer measured by Rutherford backscattering spectrometry indicates that the O/Al ratio resembles Al2O3. [31] However, we found a large hydrogen concentration of about 7 %, which is a common feature of lowtemperature ALD. [32] The high impurity concentration provides a large intrinsic defect density inside the Al2O3. The devices are fabricated on a free-standing 50 µm thick polyimide foil.
This demonstrates the applicability of the process to low-temperature fabricated electronics on unconventional substrates. Figure 1b displays a high-angle annular dark field (HAADF) transmission electron microscope (TEM) image of the cross-section. We performed a line scan with electron dispersive x-ray spectroscopy (EDX) and mapped the corresponding element detection as a function of depth (right side of Figure 1b ). The material analysis shows a SiNx adhesion layer on the bottom and a Pt top layer serving as a conductive surface for the preparation of the cross-section TEM-lamella by focused-ion beam (FIB) milling. The oxygen peak extends into the Ti region indicating a Ti surface oxidation, which resulted from the oxygen plasma cleaning of the bottom electrode prior to the ALD. The Cu peaks at the locations of Pt and Au are artefacts from the Cu TEM grid used for mounting. [33] In Figure 2 , the electrical characterization results of the MIM structure are presented. The small-signal capacitance of 5 nm thick Al2O3 shows a butterfly shape that is typical for ferroelectric materials, [34, 35] whereas thicker Al2O3 layers have a nearly constant capacitance without any hysteresis (see Figure 2a) . Additionally, the effective dielectric constant of the 5 nm thick Al2O3 MIM capacitor is reduced to a value of 5.9 compared to a bulk value of ~7.4 due to an increasing impact of electrode interface effects. [36] Figure Al2O3 thin-film has a significantly greater magnitude compared to the thicker layers.
Additionally, a trap-assisted resonant tunneling peak [37, 38] is observed for the voltage back sweep. As previously mentioned, the measurement of the polarization (or surface charge density) is non-trivial for thin-films with large electrical leakage components. As expected, the polarization hysteresis measurement, acquired in a conventional triangular voltage sweep, exhibits a cigar-shape which is typical for lossy-dielectrics [5, 9] (see Figure S1 ). We investigated the trap-charging and leakage behavior of 5 nm thick Al2O3 by applying several consecutive unipolar triangular voltage sweeps (see Figure S2 ). We can conclude from these investigations that a significant component of the forward current density in 5 nm thick Al2O3 is caused by trap-charging and that the leakage current density through the device accounts for around half of the measured current density. Hence, the leakage is significant enough to disturb conventional polarization measurements. Thus, we generated a customized voltage Figure 2d ). We obtain a surface charge density of ~60µC/cm 2 and a curve that is similar to ferroelectrics. [34, 35] The surface charge density recently been verified with a leaky ferroelectric, [9] also leads to a significant surface charge density ~1.3µC/cm 2 for the 5 nm thick Al2O3 (see Figure 2d , inset). The significantly smaller surface charge density from the ferroelectric tester with an 80-fold faster sweep compared to our customized approach indicates a strong low-frequency dependence of the trapped charges.
Simulation of trap charge locations and energy levels in Al2O3
For further insight, we performed quantum-mechanical simulations combining methods presented in previous works. [39] [40] [41] These simulations enable us to find possible trap locations, energy levels, and charge states. Figure 3a represents the band diagram of the material system including the trap states that we associate with the observed device behavior. The work function of Ti (4.33 eV) [42] and Cu (4.65 eV), [42] the Al2O3 conduction band offset (2.35 eV for Ti and 2.67 eV for Cu) [43, 44] and electron effective mass (0.28) [45] are all taken from literature. The Al2O3 bulk dielectric constant of 7.4 has been determined with the method presented by Groner et al. [36] All other parameters are used as fitting variables. The trapcapture cross-section was fitted to 4·10 -11 cm 2 . The large energy distribution (≥0.40 eV) of the defects is a consequence of the broad negative peak in the current density. It agrees with the findings from other work on amorphous Al2O3. [15] The centers of the trap energy levels are situated at 2.33 eV, 3.25 eV, and 3.7 eV below the conduction band edge of Al2O3 and correspond to deep level mid-gap defect states e.g., oxygen vacancies [46] or aluminum dangling bonds. [47] The simulation predicts traps in immediate vicinity of the Cu anode Figure S4a ), we estimate a maximum volumetric charge density of ~9·10 18 cm -3 on the Cu side which is comparable with other work. [15] The significant amount of these interface charges leads to a non-linear potential distribution Ψ close to the Al2O3/Cu interface (see Figure S4b ). This change in the electrostatic environment has a positive dielectric polarization shift on the Cu side as a consequence (see Figure S4c ), while the Ti side still shows the conventional dielectric polarization. In Figure 3b , the simulated and measured current density- is applied. Possible mechanisms for that could be trap ionization at the anode due to impact ionization [48, 49] or multi-phonon ionization [50] from local heating [51] as we discussed in our previous work.
[31]
InGaZnO4 thin-film transistors with 5 nm thick Al2O3 gate dielectrics
In the following, the charge trapping behavior of 5 nm thick Al2O3 is further evaluated within an IGZO TFT. A comparison of TFTs with different gate dielectric thicknesses can be found elsewhere. [31] Figure 4a presents the drain current ID and gate current IG as a function of the gate-source voltage VGS. The device cross-section is schematized in the inset. The TFT shows counter-clockwise hysteresis in ID, which confirms positive charges within the Al2O3 gate dielectric. Its VGS back sweep subthreshold swing is reduced below 60 mV/decade from charge de-trapping [52] thereby demonstrating its low-power capability. These features also indicate a ferroelectric-like charge trapping behavior in the TFTs as both the counterclockwise ID hysteresis and the sub-60 mV/decade subthreshold swing can be found in fieldeffect transistors with ferroelectric gate insulators. [53] The IG has a similar behavior compared to the transmission current density in the MIM structure (see Figure 2b) . The ID and IG as a function of VGS for ten different TFTs showing comparable behaviors can be reviewed in (Figure 5c ) shows that the Wr-current is significantly larger than the RH-current, whereas the Er-current as well as the RL-current are several orders of magnitude smaller (similarly as in Figure 4 ). The inset reveals that the RH current is still a factor of ~3 larger than the RL current at a frequency of 2 kHz. Lastly, this configuration is tested in 3000 cycles at a frequency of 10 Hz, demonstrating a stable ratio RH/RL >80 (see Figure 5d ).
Comparing the memory properties of our defect-rich Al2O3 TFTs to other low-temperature processed and low-voltage memory transistors, we find the following: the programming voltage of this TFT with ±2 V is less than half compared to previous reports. [54] [55] [56] However, the device retention of a few hours still needs improvement and is an issue that has also been reported for very thin dielectric layers in floating gate memory devices. [54] We believe that in the Cu/Al2O3 system the energy level of the deep-level defects as well as the Fermi energy of the Cu gate electrode are the physical measures defining the retention properties of the trap charges. The careful design of a system where the defect-rich gate dielectric contains positive and stabilized charge states with respect to the gate Fermi level is expected to improve the retention in future devices. With the help of our simulation framework, we find that the largest trapping and detrapping modulation of the relative trap occupancy happens when the center of the trap level is equal to the Fermi energy of the gate metal (see Figure S7) . In this configuration, a significant portion of the charged traps remains stable at 0 V applied over the dielectric. Furthermore, we find that the trap charges are significantly more stable when situated further away from the interface between the gate dielectric and metal. However, it should be noted that trap states in greater distance from the interface take longer to be occupied/unoccupied which impairs the frequency performance of the device. [15] Thus, a trade-off between the amount of trap charges, which is enhanced for a greater depth, and the trapping/detrapping frequency has to be found. The varieties of possible metal-oxide materials with large oxygen vacancy concentrations provide many opportunities to investigate the trapping/detrapping mechanisms at different energy positions for the positive trap charges. [13, 14] From the analysis of the charge/detrapping behavior of the MIM structures and TFTs, we find that these devices are suitable to emulate biological synapses. The main requirement for such an application is the integration of subsequent stimuli where the device output depends on the present stimulus as well as on the past ones. [28] Our results on several consecutive positive voltage sweeps for the MIM structures highlight this behavior, as the negative detrapping current density peak becomes significantly larger the more positive voltage sweeps are applied prior to detrapping (see Figure S2) . Additionally, the transient response of the TFT ID on positive VGS suggests that the electrostatic effect of the trap charges on the TFT channel is an integral of VGS over time (Figures 5a, 5b and 5c ). Thus, we investigated the synaptic functionality of the TFT in more details. This is typically done by monitoring the device response on a train of voltage pulses. [57, 58] Similarly to previous work, [57] we show in Figure 6 the behavior of a facilitating a) and depressing b) synapse. These results are enabled by the short-term memory properties of our devices. The long-term memory is limited to the retention in Figure 4c , which is comparable to prior work in the order of hours. [57, 58] Another important property of a synaptic device is the dependence of the output signal on the time interval between pulses. Consequently, we investigated this behavior for a pulse width of 0.5 s separated by periods of 0.25 s to 10 s (see Figure 6c) . The device displays facilitating and depressing characteristics for short and long time intervals, respectively, which as well resembles the behavior of biological synapses. [57] In Figure S8 , the facilitating behavior of the synaptic TFT is reported for a VGS excitation with a 50 % duty cycle at larger frequencies up to 500 Hz.
The implementation of synaptic functionality in these three-terminal devices provides an architectural advantage compared to the two-terminal memristors where the signal transmission and learning function typically cannot be carried out simultaneously. [58] In threeterminal components (i.e., TFTs), the signal transmission is performed via the TFT channel and the learning function (modulation of the synaptic weight) is carried out independently via the gate. Other realized synaptic transistors mainly rely on the movement of ionic species in electrolytes and ion gels. [59] [60] [61] These approaches suffer from challenges in reliability and environmental dependence e.g., humidity. [58] The movement of oxygen vacancies in relatively thick Ta2O5-x dielectrics (120 -350 nm) has led to similar TFT behavior and operation conditions as in our approach. [58] In comparison, our ultra-thin (5 nm) Al2O3 dielectric based TFTs show even lower synaptic operating voltage (1.5 V) and broader frequency range (up to 500 Hz).
Conclusion
We observed butterfly shaped small-signal capacitance-voltage characteristics and ferroelectric-polarization-like surface charge density hysteresis in 5 nm thick defect-rich Al2O3. Quantum-mechanical simulations confirmed the existence of charged deep-level defects in proximity to the Cu anode. The charge trapping retention and speed were investigated in IGZO TFTs where the Al2O3 layer was employed as a gate dielectric.
Furthermore, we demonstrated that these TFTs can be utilized as synapses in neuromorphic circuits. These findings promise low-voltage operation of ±2 V and 1.5 V for the memory and the synaptic device, respectively. In future, defect-engineered metal-oxide dielectrics based
TFTs could provide many opportunities for emerging memory as well as neuromorphic applications.
Experimental Section
Device fabrication: The devices were fabricated on free-standing polyimide foil with a thickness of 50 µm. The substrates underwent an initial cleaning in 2-propanol and acetone by sonication in an ultrasonic bath for 5 min. Subsequently, the substrates were baked in an air oven at 200 °C for 24 hours. Then, the foils were encapsulated in 50 nm thick SiNx passivation layers which were deposited on both sides by plasma-enhanced chemical vapor Simulation: Based on the quantum-mechanical tunneling and semi-classical hopping mechanisms, the electron transport characteristics in a thin dielectric film were calculated. For that purpose, we invoked the current conservation law at each localized trap site i. The time evolution of the site occupation probability fi contained: 1) the rate for an electron to hop into this trap site from the other trap sites j; 2) the rate to escape to other trap sites from this trap site; 3) the net tunneling rate between the trap site i and the cathode c; 4) the net tunneling rate to the anode a. Therefore the phenomenon can be described as:
As for the hopping rates between localized trap sites i and j we used the standard MillerAbrahams formula [39] :
where ν0 is the attempt to escape frequency, α -1 is the localization length, ri,j is the distance and Ei,j is the energy difference of the two trap sites.
The tunneling rates were calculated within a formalism based on the Landauer-Buttiker formula for the current while employing the detailed balance at thermal equilibrium for the capture-emission from localized trap sites [40] , which resulted in the following expressions for the net particle currents (unit: s -1 ) between the trap site i and the cathode c or the anode a:
In Equation ( In the simulations, the trap site energy distribution was assumed to be Gaussian centered at the site discrete energy level Ei. The tunneling probability was computed within the WKB approximation [41] . The total current density (unit: A cm -2 ) flowing through the dielectric was obtained from the elementary contributions as:
where Jc,a is the one-step tunneling current between the cathode and the anode (unit: A cm -2 ), ̅ denotes elementary charge and Nt is the areal density of traps (unit: cm -2 ).
(2),
The self-consistent coupling to Poisson's equation through the surface charge density = ̅ provided the band bending that influences both transport mechanisms. Finally, the polarization was calculated using the standard formula:
where F is the electric field, ε0 is the vacuum permittivity and εr is the relative permittivity of the material.
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